Abstract
Introduction
The estimated cost of recovery for companies and organizations due to malicious software attacks has increased in the order of more than one billion per year since 1995 [1] . From 2005 onward, the loss declined due to increasing and improving network security infrastructure [1] . Using Field Programmable Gate Array (FPGA) devices for network firewall has been reported in the past [3, 4, 5, 6] .
This high speed packet processing firewall can be configured in different modes and has the ability to accept and apply configuration changes in real-time along with speed improvement compared to [5] and [6] . The modes, which this firewall operates on, are based on header information in Link, Internet and Transport layers of the Transport Control Protocol/ Internet Protocol (TCP/IP) protocol stack. There are six modes of operation of the firewall: (1) TCP/UDP destination port number, (2) TCP/UDP source port number, (3) Source IP address, (4) Destination IP address, (5) Source Media Access Control (MAC) address, and (6) Combination of source IP address and destination port number. This is a hardware/software co-design in which the main hardware blocks were built using Verilog Hardware Description Language (HDL). A processor based embedded system with real-time operating system has been designed to achieve highly customized and on the fly configuration change in the firewall. Content Addressable Memory (CAM) was used to improve speed of the packet matching. The whole design has been implemented and evaluated on an Altera FPGA device. Figure 1 shows the overall structure of the embedded network firewall design. As shown in the block diagram, the main modules in the embedded network firewall are the Nios II 32-bit microprocessor module, the Ethernet module, the Content Addressable Memory (CAM) module, the Netmask RAM module, the Arbiter module and the Network Firewall module (NFM). All of these modules tightly works together to achieve a powerful, flexible and easy to configure packet filtering firewall. The flow chart for the NFM module is shown in Figure 2 . Table 1 lists the resource required to implement the design into an Altera FPGA device. Figure 3 shows all of the different software layers that are used in the embedded system network application. These modules handle initialization and configuration of the Nios II and the firewall to coordinate and run Telnet server software for changing the firewall configuration and monitoring the firewall.
Hardware and software modules
Initially, when the system is powered up, the firewall module is in inactive mode as the Nios II has not been programmed to run any code or operating system (OS). Nios II Integrated Development Environment (IDE) development tool is used to upload essential applications including RTOS to the Nios II. The software initializes all of the modules according to the selected mode of operation. When the Ethernet module finds any TCP/IP traffic targeted toward the Nios II, it interrupts the NFM. The NFM extracts the necessary field (based on the initial operation mode) off the Ethernet frame and inquires the permission from the CAM module. If the CAM module finds the selected field in its memory block (match found), a pass permission is given to the NFM and the NFM interrupts the Nios II for a receiving packet. In the case of an invalid packet, the NFM drops the packet and waits for the next interrupt from the Ethernet. After each Ethernet interrupt, the packet status is reported to the Nios II by the NFM for monitoring purposes. The firewall operation mode and configuration can be changed any time on the fly by Telnetting to the Telnet server running on the Nios II. 
Testing and results
Four very useful and popular software tools were used for this testing: Wireshark, Tcpdump, Ping, and Network MAPper (Nmap) . A small size network was setup including two host PCs, the Altera board and a network hub. At first, the FPGA is uploaded with the hardware design and then the application is compiled in the Nios IDE and loaded to the Nios II. Table 3 shows the timing results from different modes of operation. The processing time takes between 1.84μs and 4.2μs. This processing time is not causing any substantial delay for packet processing.
Conclusions
This design outperforms the other FPGA firewalls in terms of practical features such as real-time configuration, real-time status report, transport and physical layer packet/frame processing and IP address range capability. A comparison with the iptables (the Linux software firewall) also shows this design performs much faster and not sensitive to the packet size or the number of rules in the firewall configuration. The complete design uses a small portion of the Altera StratixII-2S60 FPGA, 11% of the logic blocks and 6% of the memory blocks. Testing speed indicates that the design can process from 2.9 to 6.6 Giga bits of Ethernet data per second. It means that by adding this firewall on a network gateway, the data transfer experiences no delay. 
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